WP10 : Synthesis for ASIC feasibility study

This WP is intended to prepare the third stream of activities that consists in the Feasibility Study of the implementation of the TCLS ARM for Space on the STM 65nm Rad Hard technology.

The synthesis of the TCLS core will be prepared.

Constraints for ASIC layout and routing will be also prepared within the frame of this WP.